Standard CMOS technology is reaching some limits with next technological nodes. Alternative architectures are proposed in order to continue scaling down to 11 nm node [1] [2] [3] [4] [5] . Nevertheless variability issue, caused by process dispersion, becomes critical, even for 45 nm node. And solutions, like designing circuits at the worst case rules, lead to an increase in power consumption. One major issue for variability is channel doping. Efforts for atomic control of dopants are pursued worldwide [6] [7] [8] and the detection of single dopant is possible by transport [9, 20] or charge sensing methods [10] . Atomic control will improve FET performance for devices above the 45 nm node [6] but will also allow new operating modes for more aggressive devices, based on the convergence between the FET and the SET [11] . By analogy with transport through atomic orbitals from bottom-up approaches (break junctions [12] , molecular transport [21]), the European project AFSID (Atomic Functionalities on Silicon Device) will consider a top-down technique. It combines a competitive silicon technology with single ion implantation to compare switches based on single dopant atomic orbitals and those based on artificial silicon atoms.
Introduction
Channel implantation For the single atomic orbital transistor, the objective is to obtain a single dopant in the silicon wire defining the channel. Two solutions are proposed. First, a dose implant of 1E12 at.cm -2 corresponds to an average of a single atom per 10*10 nm², which is our objective in terms of channel dimension. Energy is then adapted in function of the thickness of the channel. Fig 5 & Fig 6 shows doping profiles in Si, based on CTRIM simulation for two species: Se and P, shallow impurity and deeper one (for higher temperature functionality), through 2 nm of SiO 2 . For each ion, optimal energy is chosen so that R p is in the middle of the channel and the maximum dose corresponds to an average of an atom in a box of 10*10*10 nm 3 (1E18 at.cm -3 ). Then measurements and statistical studies will enable localisation of dopants in Si layer thanks to a large amount of samples fabricated in LETI clean room. Second technique will use a skill developed by the University of Melbourne and based on IBIC (Ion Beam Induced Charge) [8] . Indeed a Phosphorus ion implanted at 14 keV leads to the creation of about 1000 electron holes pairs. So the technique consists in detecting the formation of these pairs by collecting electrons in the drain of the device thanks to a transverse field (fig 7) . Alternatively implantation could be detected by induced variation of channel conductance in our very small structures. Lithographic performance On one side, Si structures in the 10 nm range are required for quantization energy in the 10 meV regime and coulomb charging energies around 50 meV, above k B T=25 meV at room temperature. On the other side, to achieve complex functionalities SET and SAT need to be efficiently capacitively coupled to each others [14] [15] . Thus lithography is asked at the same time to have high resolution in terms of minimal size and spacing and good overlay performance. Usual trimming process is not adapted at this aim, because reducing the size of patterns it also increases the spacing between them. Therefore lithographic process is critical. High resolution Gaussian electron beam lithographic tool will enable this ultimate resolution. Combined with NEB35 resist [16] , 20 nm line width is obtained (fig 8) and spacing down to 40 nm ( fig 9) . Alignment strategy is also well controlled. It ensures precision of alignment between two levels below 10 nm (fig 10) . Thin film process The most ultimate resolution must be obtained along x and y axis, but also in the thickness of the devices. So we take advantage of the experience of the LETI in processing thin films devices [17] . It is helped by successful epitaxial process on thin films [18] [19] , as in narrow [9] channels.
Fig 4 Periodic Coulomb Blockade Oscillation obtained at T=4.2K in a ultimate MOS-SET [13]
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